

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 04/13/2005

| APPLICATION NO. | FII | LING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. | |
|-----------------------------|------------|------------|-----------------------|----------------------|------------------|--|
| 10/667,601 | 09/23/2003 | | Dureseti Chidambarrao | FIS920030186US1 9755 | | |
| 7: | 590 | 04/13/2005 | | EXAM | EXAMINER | |
| McGuireWoo | ds LLP | | KENNEDY, JENNIFER M | | | |
| Suite 1800 1750 Tyson Bo | ulevard | | ART UNIT | PAPER NUMBER | | |
| McLean, VA 22102 | | | | 2812 | | |

Please find below and/or attached an Office communication concerning this application or proceeding.

| | | 24 | | | | |
|--|--|--|--|--|--|--|
| | Application No. | Applicant(s) | | | | |
| Office Action Comment | 10/667,601 | CHIDAMBARRAO ET AL. | | | | |
| Office Action Summary | Examiner | Art Unit | | | | |
| | Jennifer M. Kennedy | 2812 | | | | |
| The MAILING DATE of this communication app Period for Reply | ears on the cover sheet with the c | orrespondence address | | | | |
| A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period v - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). | 36(a). In no event, however, may a reply be tim within the statutory minimum of thirty (30) days will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONEI | nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133). | | | | |
| Status | | | | | | |
| 1)⊠ Responsive to communication(s) filed on 21 M | arch 2005. | | | | | |
| | action is non-final. | | | | | |
| <u> </u> | / | | | | | |
| closed in accordance with the practice under E | closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. | | | | | |
| Disposition of Claims | | | | | | |
| 4) ☐ Claim(s) 1-16,21 and 22 is/are pending in the a 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-16,21 and 22 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or | wn from consideration. | | | | | |
| Application Papers | | | | | | |
| 9) The specification is objected to by the Examine | r. | | | | | |
| 10) ☐ The drawing(s) filed on is/are: a) ☐ acce | 0) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. | | | | | |
| Applicant may not request that any objection to the | Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | |
| Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). | | | | | | |
| 11) ☐ The oath or declaration is objected to by the Ex | aminer. Note the attached Office | Action or form PTO-152. | | | | |
| Priority under 35 U.S.C. § 119 | • | | | | | |
| 12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priority application from the International Bureau * See the attached detailed Office action for a list | s have been received. s have been received in Application ity documents have been receive u (PCT Rule 17.2(a)). | on No ed in this National Stage | | | | |
| Attachment(s) | . 🗖 | | | | | |
| 1) 🔀 Notice of References Cited (PTO-892) 2) 🔲 Notice of Draftsperson's Patent Drawing Review (PTO-948) | 4) L Interview Summary Paper No(s)/Mail Da | | | | | |
| 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date | | atent Application (PTO-152) | | | | |

Art Unit: 2812

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on March 21, 2005 has been entered.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-2, and 16 are rejected under 35 U.S.C. 102(e) as being anticipated by En et al. (U.S. Patent No. 6,573,172).

En et al. disclose the method of forming an integrated circuit comprising a plurality of semiconductor devices including an n-type transistor (102) and a p-type transistor (104) on a semiconductor wafer, the method comprising:

covering the p-type transistor with a mask (130, 134); and

Art Unit: 2812

oxidizing a portion of a gate polysilicon of the n-type transistor, such that tensile mechanical stresses are formed within a channel of the n-type transistor (see column 6, line 65 through column 7, line 22).

Further, En et al. disclose the method wherein the oxide layer 140 is formed by thermal oxidation, which would necessarily result in formation of a bird's beak in an edge of the gate polysilicon as explained in Applicant's specification, page 10, lines 12-16).

In re claim 2, En et al. disclose the method wherein the step of covering comprises covering the p-type transistor with a mask made of nitride (130).

In re claim 16, En et al. teach the method of forming an integrated circuit comprising a plurality of semiconductor devices including an n-type transistor (102) and a p-type transistor (104) on a semiconductor wafer, the method comprising:

oxidizing a portion of a gate polysilicon of the n-type field effect transistor, such tat tensile mechanical stresses are formed within a channel of the n-type field effect transistor, without creating additional tensile stresses in a channel of the p-type transistor (see column 6, line 65 through column 7, line 22).

Further, En et al. disclose the method wherein the oxide layer 140 is formed by thermal oxidation, which would necessarily result in formation of a bird's beak in an edge of the gate polysilicon as explained in Applicant's specification, page 10, lines 12-16).

Art Unit: 2812

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1, 6-16 and 21-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bai et al. (U.S. Patent No. 6,204,103) in view of En et al. (U.S. Patent No. 6,573,172).

In re claims 1 and 16, Bai et al. disclose the method for forming an integrated circuit comprising a plurality of semiconductor devices including an n-type transistor and a p-type transistor on a semiconductor wafer. Bai et al. does not disclose the method of covering the p-type transistor with a mask and oxidizing a portion of a gate polysilicon of the n-type transistor, such that tensile mechanical stresses are formed within a channel of the n-type transistor without creating additional tensile stresses in a channel of the p-type transistor, and wherein the oxidizing step results in formation of a bird's beak in an edge of the gate polysilicon.

En et al. disclose the method of covering the p-type transistor with a mask (130, 134); and oxidizing a portion of a gate polysilicon of the n-type transistor, such that tensile mechanical stresses are formed within a channel of the n-type transistor (see column 6, line 65 through column 7, line 22).

Art Unit: 2812

Further, En et al. disclose the method wherein the oxide layer 140 is formed by thermal oxidation, which would necessarily result in formation of a bird's beak in an edge of the gate polysilicon as explained in Applicant's specification, page 10, lines 12-16).

It would have been obvious to one of ordinary skill in the art at the time the invention was made to cover the p-type transistor with a mask and oxidize the gate polysilicon of the n-type transistor, such that tensile mechanical stresses are formed within a channel of the n-type transistor without creating additional tensile stresses in a channel of the p-type transistor because as En et al. teach increasing the tensile stresses in the NMOS region while preventing the increasing of the tensile stresses in the PMOS region increases carrier mobility (see column 2, lines 11-28).

In re claim 6, Bai et al. disclose the method of forming a planarized oxide layer on the semiconductor wafer (1516).

In re claim 7 and 8, Bai et al. disclose the method comprising removing silicide (1505) material from above the gate polysilicon of the n-type field effect transistor, and wherein the step of removing silicide material form above the gate polysilicon of the n-type field effect transistor comprises etching the silicide material form above the gate polysilicon of the n-type field effect transistor (see column 6, lines 50-62).

In re claim 9, Bai et al. disclose the method further comprising removing deposited oxide (1516) from above the gate polysilicon of the n-type field effect transistor by etching the deposited oxide from above the gate polysilicon of the n-type field effect transistor (see column 6, lines 50-55).

Art Unit: 2812

In re claim 10, Bai et al. disclose the method further comprising depositing silicide material on at least the portion of the gate polysilicon of the n-type field effect transistor (see column 6, line 63 through column 7, line 5).

In re claim 11, Bai et al. disclose the method wherein the step of depositing silicide forming material on at least the portion of the gate polysilicon of the n-type field effect transistor comprises depositing at least one of Co, Hf, Mo, Ni, Pd₂, Pt, Ta, Ti, W, and Zr (see column 6, line 63 through column 7, line 5).

In re claim 12, En et al. disclose the method of removing the mask (134) used to cover the p-type field effect transistor (see Figure 2C-2D and column 6, lines 52-65).

In re claim 13, Bai et al. disclose the method of depositing at least one of a silicide material or a nitride cap on at least the gate polysilicon of the n-type field effect transistor and removing silicide material or the nitride cap form above the gate polysilicon of the no-type field effect transistor prior to performing the step of oxidizing (see column 6, lines 50-63).

In re claims 14 and 15, En et al. does not disclose the range of tensile stress created in the n-type FET. En et al. however, does disclose the method of oxidizing the polysilicon gate by the same method of Applicants, and it would be expected that the same range of tensile stress would be created by the oxidation step. However, the examiner notes that Applicant does not teach that the tensile stress range solve any stated problem or are for any particular purpose. Therefore, the tensile stress range lacks criticality in the claimed invention and does not produce unexpected or novel results. Thus, it would have been obvious to one of ordinary skill in the art at the time

Art Unit: 2812

the invention was made to form the NFET with a tensile stress range as claimed, since the invention would perform equally well as long as sufficient tensile stress is applied to the NMOS region to increase the carrier mobility, as En et al. teach, and because it has been held that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only routine skill in the art. *In re Aller*, 105 USPQ 233, MPEP 2144.05 II A.

In re claim 21, the combined Bai et al. and En et al. disclose the method wherein the step of oxidizing a portion of a gate polysilicon of the n-type transistor is performed after silicidation of the gate polysilicon. En et al. teach that the oxidation can be made after the silicidation (108) of the NMOS (see column 6, lines 12-21).

In re claim 22, the combined Bai et al. and En et al. disclose the method wherein the tensile stresses are formed along a longitudinal direction of the channel of the n-type transistor. The examiner notes that the longitudinal direction is arbitrary. The examiner maintains that En et al. disclose the stresses are created in the channel, and thus are formed along a longitudinal direction of the channel of the n-type transistor.

Claims 3-5 are rejected under 35 U.S.C. 103(a) as being unpatentable over En et al. (U.S. Patent No. 6,573,172) in view of Chang (U.S. Patent No. 6,461,981).

En et al. disclose the method as claimed including the method of forming the oxide by a thermal oxide method, but does not disclose the particular conditions of the oxidation, and therefore the particular conditions used to form the oxide layer lacks criticality in the invention of En et al. One of ordinary skill in the art at the time the

Art Unit: 2812

invention was made would have recognized that any known method and conditions could be used to form the oxide layer, in the absence of a particular suggestion by En et al.

Chang discloses the method of a conventional oxidation of polysilicon wherein oxidation is performed by using low temperature oxidation, wherein the oxidation is performed about 25 degrees C to about 600 degrees C, and wherein the oxidation is at least one of high pressure oxidation, or atomic oxidation or plasma oxidation (see column 3, lines 25-40). It would have been obvious to one of ordinary skill in the art at the time the invention was made to thermal oxidize the polysilicon by the method of Chang since the conditions of forming the oxide layer lacks criticality in the invention of En et al. and since the method of Chang is a known method of forming an oxide with conditions are effective to oxidize the polysilicon to form an oxide layer.

Response to Arguments

Applicant's arguments with respect to claim February 14, 2005 have been considered but are moot in view of the new ground(s) of rejection.

Applicants again argue that the claimed range of is critical, citing passages within the specification. The examiner notes that nowhere in the specification is the range of 500Pa to 1000Pa or 700MPa cited as a critical range. The examiner notes that while many passages discuss the advantage of increased tensile stress, the passages do not state the criticality of the range. Further, on page 13, applicants state that "the **desired**

Art Unit: 2812

stresses are tensile and add values of the order of 200MPa and above." First, the examiner notes again, that the claimed range is desired, not critical. Further, the examiner notes that applicant is teaching in this passage that 200MPa is sufficient and therefore the range of 500 to 1000Pa or 700MPa is not critical. Also, the examiner notes that the language of "of the order" suggests that the order of magnitude desired is within the hundreds. Finally, the examiner notes that Applicant's admit on page 2 of the specification that known methods are able to provide 200 to about 300 MPa of tensile stress.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Ueno et al. (U.S. Patent Appl. 2004/0046219) disclose the diffusion mechanism of oxygen during a thermal oxidation to create bird's beak.

Ishihara et al. (U.S. Patent No. 4,465,705) disclose that bird's beak formation is inherent in oxidation processes (see column 2, lines 55-68).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jennifer M. Kennedy whose telephone number is (571) 272-1672. The examiner can normally be reached on Mon.-Fri. 9:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael S. Lebentritt can be reached on (571) 272-1873. The fax phone

Art Unit: 2812

number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

dennifer M. Kennedy Patent Examiner

Art Unit 2812

jmk